DDR3 initialization sequence issue - Page 12